Stock image for illustration purposes only - book cover, edition or condition may vary.
Variation Tolerant on-Chip Interconnects
Ethiopia Enideg Nigussie
€ 132.30
FREE Delivery in Ireland
Description for Variation Tolerant on-Chip Interconnects
Paperback. This book presents design techniques, analysis and implementation of high performance and power efficient, variation tolerant on-chip interconnects. It is for anyone concerned with the design of next generation, high-performance electronics systems. Series: Analog Circuits and Signal Processing. Num Pages: 184 pages, 21 black & white tables, biography. BIC Classification: TDPB; TJF; TJFC. Category: (P) Professional & Vocational. Dimension: 235 x 155 x 13. Weight in Grams: 290.
This book presents design techniques, analysis and implementation of high performance and power efficient, variation tolerant on-chip interconnects. Given the design paradigm shift to multi-core, interconnect-centric designs and the increase in sources of variability and their impact in sub-100nm technologies, this book will be an invaluable reference for anyone concerned with the design of next generation, high-performance electronics systems.
This book presents design techniques, analysis and implementation of high performance and power efficient, variation tolerant on-chip interconnects. Given the design paradigm shift to multi-core, interconnect-centric designs and the increase in sources of variability and their impact in sub-100nm technologies, this book will be an invaluable reference for anyone concerned with the design of next generation, high-performance electronics systems.
Product Details
Format
Paperback
Publication date
2014
Publisher
Springer-Verlag New York Inc. United States
Number of pages
184
Condition
New
Series
Analog Circuits and Signal Processing
Number of Pages
172
Place of Publication
New York, United States
ISBN
9781489990860
SKU
V9781489990860
Shipping Time
Usually ships in 15 to 20 working days
Ref
99-15
About Ethiopia Enideg Nigussie
Introduction.- Interconnect Design Techniques.- On-Chip Wire Modeling.- Design of Delay-Insensitive Current Sensing Interconnects.- Enhancing Completion Detection Performance.- Energy Efficient Semi-Serial Interconnect.- Comparison of the Designed Interconnects.- Circuit Techniques for PVT Variation Tolerance.
Reviews for Variation Tolerant on-Chip Interconnects