Stock image for illustration purposes only - book cover, edition or condition may vary.
Circuit Synthesis with VHDL
Airiau, Roland; Berge, Jean-Michel; Olive, Vincent
€ 185.51
FREE Delivery in Ireland
Description for Circuit Synthesis with VHDL
paperback. Series: The Springer International Series in Engineering and Computer Science. Num Pages: 221 pages, biography. BIC Classification: THR; TJFC; UGC. Category: (P) Professional & Vocational. Dimension: 240 x 160 x 13. Weight in Grams: 396.
One of the main applications of VHDL is the synthesis of electronic circuits. Circuit Synthesis with VHDL is an introduction to the use of VHDL logic (RTL) synthesis tools in circuit design. The modeling styles proposed are independent of specific market tools and focus on constructs widely recognized as synthesizable by synthesis tools.
A statement of the prerequisites for synthesis is followed by a short introduction to the VHDL concepts used in synthesis. Circuit Synthesis with VHDL presents two possible approaches to synthesis: the first starts with ... Read more
One of the main applications of VHDL is the synthesis of electronic circuits. Circuit Synthesis with VHDL is an introduction to the use of VHDL logic (RTL) synthesis tools in circuit design. The modeling styles proposed are independent of specific market tools and focus on constructs widely recognized as synthesizable by synthesis tools.
A statement of the prerequisites for synthesis is followed by a short introduction to the VHDL concepts used in synthesis. Circuit Synthesis with VHDL presents two possible approaches to synthesis: the first starts with ... Read more
Product Details
Format
Paperback
Publication date
2012
Publisher
Springer-Verlag New York Inc. United States
Number of pages
221
Condition
New
Series
The Springer International Series in Engineering and Computer Science
Number of Pages
221
Place of Publication
New York, NY, United States
ISBN
9781461361916
SKU
V9781461361916
Shipping Time
Usually ships in 15 to 20 working days
Ref
99-15
Reviews for Circuit Synthesis with VHDL